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DESIGN AND IMPLEMENTATION OF A HIGH SPEED CLOCK AND
DATA RECOVERY DELAY LOCKED LOOP USING SC FILTER
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Abstract- This paper presents the design of a clock and data recovery circuit having a high data rate of 9.95328 Gb/s by
using delay locked loop with Switched Capacitor (SC) filter to improve the jitter transfer function and jitter tolerance as it
has high Q and low center frequency. From the results it is seen that the besides the conventional DLL circuit , the circuit
using SC filter of fc= 311.04 MHz and Q=500 provides very low cut off frequency.
Keywords- Switched Capacitor filter; Delay locked loop; VCDL.

I. INTRODUCTION
The clock synchronization and bit synchronization
problem is an important issue for design of a wireless
communication system as well as wired
communication system, which can be solved by using
a data recovery circuit. The circuit uses either phase
locked loop (PLL) or delay locked loop (DLL). The
DLL’s [1] are considered more stable than PLL’s
since they employ a first order loop filter than a
second order one in PLLs [2,3,4] Also noise is not
accumulated over cycles in the voltage controlled
delay lines (VCDL) whereas it is re-cycled in an
oscillator in PLLs . In modern wireless and optical
communication, SAW filters are generally used. To
solve the problem of limited phase capture and
uncontrollable loss of lock and self correcting circuit
[1] , Kiyoshi Ishii and Keiji Kishine used SAW filter
for design of a 2.48832 gb/s clock and data recovery
circuit [2] as a jitter suppression technique. Further
the improvement in jitter transfer characteristics was
shown by P.P.Sahu using Saw filter [5]. This filters
offers high Q factor and high selectivity but the
problems with these filters are high insertion losses,
off chip and is not tunable over wide range of
frequencies and also their costs are more[6].

converts the clock signal to the centered frequency
(fc) of the switched capacitor filter. The high Q factor
SC filter works at low frequency to achieve better
performance. The low frequency clock signal
converted to original clock signal frequency by
frequency multiplier which triggered the decision
circuit to recover the data with low jitter.
A. Delay locked loop
The block diagram of a conventional DLL as shown
in Figure 1 consists of a voltage controlled delay line
(VCDL), a phase detector , a charge pump and a low
pass filter (LPF).DLLs have been used to generate on
chip clocks in microprocessor, memory interfaces,
and communication integrated circuits. The phase
detector detects the phase error between the output
data signal of the delay line and input reference clock
which generates an up and down signal which are
integrated by charge pump and low pass filter to
generate a control voltage (Vctrl) for voltage control
delay line. To solve the problem of harmonic locking
or false locking over operating range the delay (Td) of
VCDL should have maximum and minimum limits.
When control voltage (Vctrl) is minimum Tdmax must
locate between Tclk and (3/2)Tclk and when Vctrl is
maximum Tdmin must be located between (½) Tclk and
Tclk [7].

In this paper we have designed and simulated a fully
integrated high-Q band pass filter for clock recovery
circuit by filtering harmonic components for 9.95328
Gb/s non return zero (NRZ) data transmission using
Microsim EDA software release 8. Using this SC
filter the jitter transfer function can be improved.
II. ARCHITECTURE

To see the transfer function of DLL we assume a
reference clock available exactly at the correct
frequency and the input data is delayed through
variable voltage delay line (VVDL) a time Td until it
is synchronized with the reference clock.

Figure 1. shows the block diagram of a proposed data
recovery circuit. The main blocks of this circuit
includes delay locked loop, frequency divider, SC
filter, frequency multiplier and decision or sample
and hold circuit. The synchronized clock signal is
extracted from the reference clock and input NRZ
data by the delay locked loop. The frequency divider

The transfer function of VVDL ∅clock/∅out is zero and
so the phase of reference clock is taken as the
reference for other signals ie. Φclock=0.
The phase of input data is related to the phase of
output by ∅out=∅in+Td.2πf.clock
(1)
∅out=∅in+Td.2π/(Tclock)
(2)
Or ∅out=∅in+Td.ωclock
(3)
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Where ∅in = phase of input data, ∅out = phase of
output data, ∅clock= phase of reference clock and
Tclock= period of reference clock or half of the period
of the data in for a string of alternate ones and zeros.

with the reduction of this the jitter increases.
Variation of Vctrl with C/Ipump is shown in Figure 2.
Which shows that with lower values of C/Ipump , Vctrl
decreases non linearly and with higher values of
C/Ipump , Vctrl decreases slowly and linearly. Since a
given ripple on the control voltage of the VCDL will
have a lager effect on the delay, jitter will increases
by increasing the gain Kv.
VCDL is an important part of delay locked loop
which does not amplify or generate a signal but
delays the clock/data signals using the adjustable
delay inverters and the for proper operation VCDL
should must satisfy the following conditions[7,8]:

Figure 1. Block diagram of conventational DLL

The gain of VCDL can be expressed in term of delay
Td as
Td=Kν.Vctrl
(4)
Where Vctrl = control voltage input to VCDL from
loop filt =∅out.Kd.Kf
(5)
and Kν = gain of VCDL and has the units of
seconds/v, Kd = gain of phase detector, Kf = gain of
loop filter.
Figure 2. Design and Implementation of a High Speed Clock
and Data Recovery Delay locked loop using SC filter

So the overall transfer function of VCDl can be
expressed as
∅out=∅in+Td.ωclock
∅out=∅in+Kv.Vctrl.ωclock
= ∅in+Kv.∅out.Kd.Kf.ωclock
∅out/∅in = 1/(1-Kv.Kd.Kf.ωclock)
(6)

½ Tclock<Td min )<Tclock
(12)
Tclock<Td max <3/2 Tclock
(13)
Where Tclock is the period of reference clock. Now in
terms of Tclock the above equations can be written as,
Max (Tdmin , (2/3) Tdmax ) <Tclock < Min (2.Tdmin,Tdmax
)
(14)

Now the gain (Kd) of self correcting phase detector if
up signal (UP) and down signal (DN) occurs at the
same time then
Kd= -Ipump /π (amp⁄rad)
(7)

when Tdmax= 2.Tdmin then the above inequality will
becomes
(2/3) Tdmax <Tclock<Tdmax
We have implemented VCDL using shunt capacitor
delay stage where each delay element comprises of
inverter with variable load which are controlled by
control voltage (Vctrl) which is generated by charge
pump. Now if the phase of the sync clock has large
time period compared to the reference clock, the
control voltage (Vctrl) increases which increases the
current through delay cell and decreases the delay of
each delay element and thus the overall time period
of output clock phases decreases to match the
reference clock period. Once the loop is locked,
control voltage remains stable. So the delay given by
each cell can be expressed as,
Tdelay=Kv.Vctrl
(15)

And the gain (Kf) of first order loop filter is,
Kf=1/sC
(8)
The transfer function of DLL can now be written as
∅out/∅in = 1/(s+Kv.(2.Ipump)/(C.Tclock )) (9)
The frequency of the reference clock must be exactly
related to the frequency of the input data by ∆∅in/s
then the change in output voltage is given by
∆∅out=∇∅in/(s+Kv.(2Ipump)/(C.Tclock ))
(10)
Where s=jω=complex frequency
The time taken by DLL to respond to an input step in
phase is given by
Tr=2.2*(C.Tclock)/(Kv.2Ipump )
= no of clock cycles *Tclock
(11)

Where Kv is the gain of VCDL and has the units of
seconds/V and Vctrl is voltage input to VCDL from
loop filter.

The time taken by DLL to respond to an input step in
phase can be decreased by making C/Ipump small and
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Figure 4. shows the variation of delay of voltage
control delay line with control voltage (Vctrl) at
different N, where N is the no of inverters. For the
data rate of 9.95318 gb/s, the delay should be in
between from 0.05ns to 0.15ns to avoid any false
lock[7].

the center frequency of the filter can be kept at
311.04MHz and the data rate of our proposed circuit
is 9.95328MHz. Calculated jitter function of with SC
filter and without SC filter considering Q factor at
1000 is shown in Figure 6. From the Figure it is
evident that as the center frequency of the filter
decreases the jitter cut off frequency also decreases
and the lowest jitter cutoff frequency is given by the
center frequency of f= 311.04 MHz at data rate of
9.95328 MHz. Figure 6. Shows the jitter transfer
function for the proposed CDR system which is
compared with the existing CDR using SAW filter
(Q=1000). We have seen that the the jitter cut off
frequency for our proposed CDR is 300KHZ
compared to that of exisiting which is about 600KHz.
IV. FREQUENCY MULTIPLIER

Figure 3. Shunt capacitor inverter delay

The purpose of frequency multiplier in the proposed
clock and data recovery circuit is to convert the
output signal of SAW or SC filter into the high
frequency clock signal.the proposed frequency
multiplier uses simple exclusive-or (XOR) gates,
delay elements and phase blending technique for
frequency multiplication[7].

Figure 4. Variation of VCDL delay with
control voltage (Vctrl) in volts

III. JITTER TRANSFER FUNCTION
Figure 5. Variation of cutoff frequency
with Q factor at different fc of S-C filter

The jitter transfer function depends on the
characteristics of SC filter as we are using SC filter
here as a band pass filter whose transfer function can
be expressed as [2],
H(f)=1/(1+j(f/B) )
(16)

Without S-C
filter

where B=fc/2Q, f= cut off frequency, fc= center
frequency, B = half band width of filter, Q=πNRCfc
(in first approximation) for SC filter and N= number
of delay cell.

fc=311.04MHz
fc=622.08MHz
fc=1.24416 GHz

The Q factor of SC filter depends upon the number of
branches, value of R and C and the center frequency.
For achieving Q factor ≈ 500, we have kept value of
R= 1KΩ, C= 50pF for 8 braches. Figure 5. Shows the
variation of cutoff frequency with Q factor at
different center frequencies of SC filter and is evident
from the figure that as the Q increases, cutoff
frequency decreases. Jitter cut off frequency around
300 kHz has been achieved at Q= 500 and fc =
311.04MHz. By keeping multiplication factor as 32,

fc=2.48832
GHz

Figure 6. Calculated jitter transfer function with and
without S-C filter at different center frequencies when
quality factor (Q) of filter is 1000
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The frequency multiplier can generate an output
frequency that is N times of input frequency. The N is
the number of phases of the input clock which is an
even and N≥2. The output clock (OUTclock) can be
expressed as, OUTclock = Nx REFclk , where the
REFclk is the reference input clock and the OUTclk is
the multiplied output clock. The frequency multiplier
generates four sets of 2x REFclk , two sets of 4xREFclk,
two sets 8xREFclk and one set of 16xREFclk .

V. USING THE TEMPLATE
After the text edit has been completed, the paper is
ready

VI. DECISION CIRCUIT
Decision circuit recovers the distorted binary data by
retiming the noisy input data signal using the
recovered/synchronized clock signal from the output
of frequency multiplier. The decision circuit in the
clock and data recovery circuit is built by D-latch
circuit which is implemented by 4 static logic NAND
gate. The D port of the D-flip flop is connected with
the input NRZ signal and clock port of the D-Flip
flop is connected with synchronized (syn) clock
signal. When clock is high the data signal propagates
directly through the circuit from the input D to the
output Q. the rising edge of the synchronized clock
coincides with the mid point of each data bit which
allows the optimum sampling of data bits by clock.
This optimum sampling reduces the jitter
propagation. Now the output of decision circuit is
retimed data with reasonable jitter.

(a)

Input data
D

DF
F

Output data
O

C

Clock
Recovery
Circuit

(b)
Figure 7. Calculated jitter transfer function (a) when Q
factor of filter is at 500 (b) Center frequency (fc )of filter
[5]
is 311.04 MHz

Figure 9. Schematic diagram of decision circuit

VII. CONCLUSION
In this paper, we have designed, implemented and
simulated high speed (9.95328Gb/s) data recovery
DLL with switched capacitor filter using Microsim
EDA software. This design is simulated for four
different center frequencies of SC filter by keeping
multiplication as 4,8,16 and 32. For the data of
9.95338 Gb/s we have taken fc of SC filter 2.48832
GHz, 1.24416 GHz, 622.08MHz and 311.04MHz.
From the results it is clear that the jitter cut off
frequency 311.04MHz has been selected as the center
frequency of SC filter for optimum performance of
the circuit.

Figure 8. Jitter gain vs modulation frequency curve
for existing and proposed CDR system. Black dots in
the graph indicates the experimental values
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